We use cookies to improve the user experience, analyze traffic and display relevant ads.
Details Accept
Enter position

Design Engineer Salary in Santa Clara, CA

Receive statistics information by mail
Unfortunately, there are no statistics for this request. Try changing your position or region.

Recommended vacancies

Senior Software Engineer-Storage, Data Plane and C++
Oracle, Santa Clara
We're looking for hands-on engineers with expertise and passion in solving difficult problems in distributed systems, virtualized infrastructure, and highly available storage services. If this is you, at Oracle you can design and build innovative new systems from the ground up. These are exciting times in our space - we are growing fast, still at an early stage, and working on ambitious new initiatives. An engineer at any level can have significant technical and business impact. Cloud Engineering Infrastructure Development.Location: Santa Clara. Must be able to work in the office 3 days or more a week. As a Senior Member of Technical Staff, you will own the software design and development for major components of Oracle's Cloud Storage Infrastructure. You should be both a rock solid coder and a distributed systems generalist, able to dive deep into any part of the stack and low level systems, as well as design broad distributed system interactions. You should value simplicity and scale, work comfortably in a collaborative, agile environment, and be excited to learn.Minimum Qualifications:• 6+ years of working in Cloud Storage• Experience building multi-tenant, virtualized storage infrastructure using modern C++.• 6+ years experience delivering and operating large scale, highly available distributed systems.• Strong knowledge of C++ and experience with scripting languages such as Python, etc.• Strong knowledge of data structures, algorithms, operating systems, and distributed systems fundamentals.• Working familiarity with networking protocols (TCP/IP, HTTP) and standard network architectures.• Strong understanding of block or object storage systems, NoSQL systems, data management, and distributed persistence technologies.• Strong troubleshooting and performance tuning skills.As part of Oracle's employment process candidates will be required to complete a pre-employment screening process, after a conditional offer has been extended.Oracle is an Equal Employment Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability and protected veterans status or any other characteristic protected by law.
Software Dev Engineer Intern - Database Systems
Amazon, Santa Clara, CA, US
DESCRIPTIONAmazon Web Services (AWS) internships are for 12 consecutive weeks during summer. By applying to this position, your application will be considered for all locations we hire for in the United States.Amazon Redshift is the world’s most popular fully managed cloud data warehouse. Tens of thousands of enterprise customers use Redshift to crunch through exabytes of data in the cloud to make business critical decisions every day. To stay ahead in such a mission critical setting, at Redshift, we must always re-invent ourselves for customers. We are always looking for the innovative engineers to help shape the future of Redshift.About the teamDistributed data management is at the heart of Amazon Redshift data analytics services and is responsible for delivering ultra-fast and highly scalable performance. We are building and operating large scale, distributed, fault-tolerant data and transaction management solutions using specialized data structures, distributed consensus algorithms and many other advanced technologies. We are working with AWS platform teams in shaping requirements and solutions for next generation platforms to run database/analytics applications.Our team consists of industry leading innovators, with multitudes of patents and research publications in this space. We are a fun-loving team, that is passionate about ideating, designing, delivering and operating data analytics services to delight customers with extreme performance and scalability. We are distributed across many locations in US, Germany, and are expanding in other geographies.If you are interested to contribute to the next generation hyper-scale data analytics services and architecture, are curious and get things done, we would like you to consider our team.Key job responsibilities• Design, implement and deliver state-of-the-art distributed, high-performance data and transaction management processing algorithms and solutions.• Deploy and monitor new features in a highly available and fault tolerant system running in the cloud.This is a unique and rare opportunity to get in on the ground floor within a fast-growing business and help shape the technology powering analytical workloads for Fortune 500 companies, startups, and everything in between. You will bring deep technical, algorithmic and coding expertise with the ability to work within a fast moving and collaborative environment in the industry leading cloud company to deliver a broad business impact. If this sounds exciting to you - come build the future with us!We are open to hiring candidates to work out of one of the following locations:Santa Clara, CA, USABASIC QUALIFICATIONS• Pursuing bachelor's degree or higher in Computer Science or related field with graduation conferral date after December 2024• Programming experience with C or C++• Internship, project, or academic experience in at least one of the areas: internals, kernel, OS/storage systems, job scheduling, resource management, file systems, search, or performance engineeringPREFERRED QUALIFICATIONS• Pursuing Master's or PhD Degree with focus on Systems / Information Theory, Databases, Computer Science, Computer Engineering, or related• Strong knowledge of Computer Science fundamentals in object-oriented design, data structures, algorithm design, problem solving, and complexity analysis• Strong software development skillsAmazon is committed to a diverse and inclusive workplace. Amazon is an equal opportunity employer and does not discriminate on the basis of race, national origin, gender, gender identity, sexual orientation, protected veteran status, disability, age, or other legally protected status. For individuals with disabilities who would like to request an accommodation, please visit https://www.amazon.jobs/en/disability/us.Our compensation reflects the cost of labor across several US geographic markets. The base pay for this position ranges from $42.50/hr in our lowest geographic market up to $96.15/hr in our highest geographic market. Pay is based on a number of factors including market location and may vary depending on job-related knowledge, skills, and experience. Amazon is a total compensation company. Dependent on the position offered, equity, sign-on payments, and other forms of compensation may be provided as part of a total compensation package, in addition to a full range of medical, financial, and/or other benefits. For more information, please visit https://www.aboutamazon.com/workplace/employee-benefits. This position will remain posted until filled. Applicants should apply via our internal or external career site.
Senior Software Development Engineer, AWS Kubernetes (K8s)
Amazon, Santa Clara, CA, US
DESCRIPTIONOur software developers build the next generation technologies that change how millions of AWS customers connect, and interact with AWS services ecosystem. We use ideas from every facet of computer science including distributed computing, large-scale design, service oriented architecture, networking, big data processing, machine learning, and artificial intelligence. We are looking for highly-motivated and passionate engineers to build next generation of network management for one of the largest networks in the world. As a software engineer in Elastic Kubernetes Service (EKS), you will be solving unique distributed computing and automation challenges prevalent in our network. The software services have unprecedented scale and availability requirements. You will lead the software development of large-scale distributed software systems; in Java, Python, Golang and other languages using open source technologies, and Amazon proprietary technologies. This includes software applications dealing with configuration, modeling, workflows, large scale simulation, automation, fault tolerance, capacity planning, disaster recovery and prevention. You will get to work on brand new software products and distributed applications that deploy changes to thousands of nodes every day flawlessly without requiring human supervision. As a member of the EKS Networking team, you will get to actively contribute to open source projects such as AWS VPC CNI, eBPF based network policy, AWS load balancer controller and work on next generation eBPF based network observability and telemetry. Additionally you will get to work with exceptional team members and be directly involved in growing and mentoring junior engineers on the team. We are open to hiring candidates to work out of one of the following locations:Santa Clara, CA, USABASIC QUALIFICATIONS- Bachelor's degree in computer science or equivalent- 8+ years of non-internship professional software development experience- 5+ years of programming with at least one software programming language experience- 5+ years of leading design or architecture (design patterns, reliability and scaling) of new and existing systems experience- Experience as a mentor, tech lead or leading an engineering team- Knowledge of professional software engineering & best practices for full software development life cycle, including coding standards, software architectures, code reviews, source control management, continuous deployments, testing, and operational excellence- Proven software development skills, preferably in Java, Golang, C/C++, Python and/or Perl in a Linux environment- Familiarity with distributed systems, asynchronous messaging, and network protocols- Strong computer science fundamentals in data-structures and algorithms- Strong knowledge of object-oriented design and system architecture- Adept problem solving and troubleshooting skillsPREFERRED QUALIFICATIONS- Experience in taking a lead role developing complex software systems that have successfully been delivered to customers- Demonstrated ability to mentor other software developers in all aspects of their engineering skill sets- Experience in communicating with users, other technical teams, and senior management to collect requirements, describe software product features, product strategy and influence outcomes in technical decision-making- Knowledge of major protocols, topology design, network hardware and device configuration- Solid understanding of performance and efficiency with a strong customer focus- eBPF knowledge and hands on eBPF experience is a strong plus- Experience working on Linux kernel or any other operating system is a plusAmazon is committed to a diverse and inclusive workplace. Amazon is an equal opportunity employer and does not discriminate on the basis of race, national origin, gender, gender identity, sexual orientation, protected veteran status, disability, age, or other legally protected status. For individuals with disabilities who would like to request an accommodation, please visit https://www.amazon.jobs/en/disability/us.Our compensation reflects the cost of labor across several US geographic markets. The base pay for this position ranges from $134,500/year in our lowest geographic market up to $261,500/year in our highest geographic market. Pay is based on a number of factors including market location and may vary depending on job-related knowledge, skills, and experience. Amazon is a total compensation company. Dependent on the position offered, equity, sign-on payments, and other forms of compensation may be provided as part of a total compensation package, in addition to a full range of medical, financial, and/or other benefits. For more information, please visit https://www.aboutamazon.com/workplace/employee-benefits. Applicants should apply via our internal or external career site.
Optical Engineer
The Select Group, Santa Clara
Job Title: Optical Engineer Location: Santa Clara, CA Project Details: Our Client is a leading cloud networking company. This team is the Electrical Design Validation Testing team, responsible for ensuring functionality of electrical components of the client's products. This role will be responsible for writing software scripts that automate the testing of products, and supports the Design Verification team with testing: 60% of time spent testing, other 40% programming/writing scripts. Must Have Skills: 2-5+ years experience in hardware/electrical validation Networking background - Cisco/Juniper; Electronics/Devices/Storage/etc.) SMBus/PCIE knowledge (protocol device on the system that communicates with different peripherals, this is related to Electrical Engineering) Experience working with PCBs-printed circuit boards Hardware experience required example: Debugging FRUs (optics, DAC, power supplies, etc.), lab experience with electrical test equipment (Keysight DCA, Chroma power meters) Strong experience configuring systems with optics tuning and analyzing signal integrity using an oscilloscope Experience working with 4-5 projects at the same time Experience working in Linux environments (Unix/Windows ok) Strong hardware testing experience (understands test plans, test scripts, process, etc.) Experience writing automation scripts (Python preferred; Shell/TCL/Except ok) Need to have proven experience creating scripts from scratch that connect various servers/devices together, not just modifying single lines of code Fundamental knowledge of OOP and data analytics libraries (Pandas, Numpy, Matplotlib) Python is used to automate hardware testing Excellent knowledge of complex system level debugging and root cause analysis (i.e. understanding interrelated components working together in hardware and finding the issue that is causing an error) Ability to carry and move 15-30 pounds (for transporting/handling large systems/hardware) B.S. Electrical Engineering or Computer Science Nice to have skills: Experience in Telnet/SSH - a way to connect to computers/servers remotely Experience with PCB schematics and board layout Additional details:EDVT Team is 10 other engineers of both hardware/software expertise.Day to day responsibilities: Perform Electrical Design Verification Tests (EDVT) Travel to lab and configure electrical test equipment. Analyze signal integrity and configure with optics tuning. Develop and execute system and component level test plans Develop and execute Python test scripts to perform EDVT Support sustaining qualification Perform optics tuning-test the signal integrity of cables Find and resolve EDVT issues early in the development cycle by actively working with the diagnostic and hardware design teams Closely interface/engage with cross functional product teams (HW, SW, NPIE, MFG, PM) to address any EDVT dependencies to meet the project milestones TSG is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.Get job alerts by email. Sign up now!
PCB Engineer
Eurofins EAG Engineering Science, LLC, Santa Clara
Company DescriptionEurofins Scientific is an international company, providing a unique range of analytical testing services to clients across multiple industries, to make life and our environment safer, healthier and more sustainable. From the food you eat, to the water you drink, to the medicines you rely on, Eurofins works with the biggest companies in the world to ensure the products they supply are safe, their ingredients are authentic and labelling is accurate. Eurofins believes it is a global leader in food, environmental, pharmaceutical and cosmetics products testing, as well as in agroscience CRO services. It is also one of the global independent market leaders in certain testing and laboratory services for genomics, discovery pharmacology, forensics, CDMO, advanced material sciences and in the support of clinical studies.In over just 30 years, Eurofins has grown from one laboratory in Nantes, France to over 58,000 staff across a network of more than 900 independent companies in over 54 countries, operating more than 900 laboratories.Job DescriptionEAG Laboratories, a part of the Eurofins network of companies is hiring for a PCB Engineer. Our laboratory in Santa Clara, CA, provides a range of specialized engineering services to accelerate product release, address capability and capital equipment gaps, solve manufacturing problems and manage risk. We offer the broadest the most comprehensive range of microelectronics services of any commercial organization with large scale brick and mortar install base of systems and tools and the engineering expertise to design, develop, test, analyze, and debug the most innovative technologies and products.Responsible for supporting the design and test for PCB burn-in and ATE Boards and interact with clients to ensure the highest quality and efficiency of our electronic components.In this role, you will be taking design inputs provided by the customer (PDF and Excel) and ensuring the inputs are sufficient to enable the customer to complete the necessary stress or tests on their device. You would be expected to communicate with the customer to clarify any of their requests and provide files for them to review. Design review meetings may be necessary with the customer to make any changes or clarify the board design. You will be a part of a team of designers, so another facet of the position is to answer questions / provide circuits or components of the assigned designer. Once designer completes design, you will need to review the schematic and/or layout files to ensure that the documentation meets the requirements of the customer and follows chamber requirements/limitations as well.Essential Job Functions:Collaborate with the engineering team to define PCB design requirements and considerations.Perform PCB design verification and testing.Ensure compliance with industry standards and regulations.Troubleshoot and resolve issues related to PCB design.Provide technical support to the manufacturing team during the PCB assembly process.May design and layout complex, multi-layer PCBs using CAD software.Manage projects, including planning, scheduling, budgeting, and risk management.Communicate with clients to understand their requirements and provide updates on project progress.Present technical information to clients in a clear and understandable manner.Continually update knowledge and skills related to PCB design, project management, and client interaction.Prepare test specifications and test procedures and develop test fixturesMonitor and report project status to Manager on regular basisEnsure that project deliverables meet customer expectationsRecommend improvements to ensure PCB quality and reliabilityPerform project updates according to changing customer requirementsFollow established safety protocols and procedures at all timesRequirements of the Technology Control Plan are followed at all times to ensure export control complianceEnsures compliance with quality system documents and processesMaintains specified records of test data and ensures Good Documentation PracticesProtects confidential information and proprietary processesNote: This role is subject to the International Traffic in Arms Regulations (ITAR).**All accepted applicants must beU.S. Personsas defined by ITAR: U.S. Person is a U.S. Citizen, U.S. Permanent Resident (i.e., "Green Card Holder"), Political Asylee, or Refugee.**QualificationsEducation and Experience:BS degree in Electrical Engineering or a related field3+ Years of experience working in PCB layout and/manufacturing environmentJob Knowledge, Skills, and Ability:Proficient with Cadence (Allegro, OrCAD)Strong understanding of electronic circuits and componentsAbility to read and work from schematicsExcellent written communication skillsAble to work with minimal supervisionAble to work individually and as part of a teamNeeds to have excellent relationship-building skillsExperience in project managementExcellent problem-solving abilities and attention to detailStrong communication and client interaction skillsComputer literate, high level of accuracy and detail orientedMust be able to handle multiple functions at the same time and maintain good organizational skillsPhysical Requirements:Must be able to remain in a stationary position 80% of the time.Ability to continuously operate a personal computer or lab equipment for extended periods of time (4 or more hours).Ability to operate a keyboard and other lab equipment, use a telephone, access file cabinets and other items stored at various levels, including overheadAbility to communicate clearly and understandably ensure an accurate exchange of information in normal conversational distance, over the telephone, and in a group setting.Ability to handle small and fragile devices with tweezers and /or fingers.Require close distance visual acuity with or without correction (Glasses, Contacts, etc.)Must be willing and able to wear PPE such as hard-hat, steel-toed shoes, safety glasses, laboratory coat and/or any other devices or equipment that is required.Learn new tasks, remember processes, maintain focus, complete tasks independently, make timely decisions in the context of a workflow, ability to communicate with visitors, ability to complete tasks in situations that have a speed or productivity quota.Ability to move equipment or items up to 50 lbs.The essential physical and mental requirements described here are representative of those that must be met by an employee to successfully perform the essential functions of the job. Reasonable accommodations may be made to enable individuals with disabilities to perform the essential functions. We will consider reasonable accommodations for qualified individuals with disabilities. If you have a disability or special need, we would like to know how we can better accommodate you.Additional InformationCompensation Range: $90,451-$120,000.(Salary is commensurate with experience and degree of technical expertise.)What It's Like to Work Here:Teamwork:experience what being a part of the Eurofins-EAG family feels like. Be inspired by your leaders, be encouraged by your teammates and be supported in all parts of your journey while you work with us.Learning & Development:take on career development programs and goal setting to create big possibilities for your career and life. Develop within the company; be mentored and grown as a leader.Diversity & Authenticity:we work hard to embrace diversity and inclusion and encourage everyone to bring their authentic selves to work every day.Benefits & Perks to Foster Work/Life Balance:• Medical, Dental and Vision Coverage• 401k Company Matching• Paid Time Off• Wellness Program• Education Assistance• ...and more!If you enjoy being immersed in technology, tackling problems head-on, finding solutions through teamwork, and taking pride in accomplishments, join us today!EurofinsEAGLaboratoriesis committed to promoting an equal employment opportunity workplace environment and is an equal opportunity employer. It is the policy of the Company that all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, age, national origin, citizenship, pregnancy, genetic information (GINA), disability, military and/or veteran status, and/or any other status protected by applicable Federal, state, or local law. The Company's policy is to recruit, hire, train, promote and administer all employment-related mattersbased onan individual's qualifications,abilitiesand efforts without regard to protected status.Eurofins is aGender, Disabled, and Veteran Equal Employment Opportunity and Affirmative Action employer.Check out our other opportunities:EAG Careers.
Hardware System Validation Engineer
Wipro, Santa Clara
BS Degree in EE with 3 years of experience in following.Knowledge of Servers/PCs/GPU boards Basic HW troubleshooting skills, first level of triageFamiliar with Hardware board bring and Test development on PCIe InterfaceScripting: Familiarity with scripting language like: Linux Shell/Python Operating Systems: Windows, LinuxFamiliarity with Test Equipment (CRO, Power supply etc.) Practical experience in high-tech environment, especially in NPI environmentGood Communication Skills, basic knowledge of common office software (Outlook, Excel, Word)Bonus: Ability to read schematicsBonus: Experience with installing FW/OS
Principal Engineer, Project Coordinator
Marvell Technology, Santa Clara
About MarvellMarvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.Your Team, Your ImpactCentral Engineering AMS-IP team provides leading-edge SerDes PHY solutions and other Analog Mixed-Signal IPs to support all Marvell products.What You Can ExpectASIC design engineer responsible for planning and coordinating the design, verification, and evaluation of analog mixed-signal circuits in high-speed data communication ICs. The candidate will work closely with digital design, design verification, firmware, and analog design engineers to ensure that projects are completed on time and in high quality.The responsibilities include but are not limited toCollaborate with Analog/DSP/DV/FW/AE teams to coordinate the delivery of competitive SerDes IP solutions for all the Marvell product lines.Understand and improve the unique in-house design methodology and flow.Provide support to the product teams for both pre and post silicon.Lead the development and execution of analog mixed-signal developmentWork with cross-functional teams to define requirements, create schedules and budgets, manage risks, and communicate with stakeholders.Develop and maintain relationships with key stakeholders.Identify and mitigate risks to project success.Track and report on analog mixed-signal IP development progressContinuously improve project execution processesWhat We're Looking ForBachelor's degree in Computer Science, Electrical Engineering or related fields and 5-15 years of related professional experience.Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.Good personal communication skills and team working spirit.Hardworking and motivated to be part of a highly competent design team.Must Be Proficient In The Following SkillsFundamental concepts in high-speed analog mixed-signal SerDes designFundamental concepts in digital design, design verification, and timing closureConcepts in physical and layout designExcellent cross-discipline communication and interpersonal skillsAbility to work independently and as part of a teamStrong problem-solving and decision-making skillsHighly Desirable SkillsExperience with design flow and methodologyExperience with silicon validation supportExperience with power analysis and optimizationExpected Base Pay Range (USD)136,880 - 205,000, $ per annumThe successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.Additional Compensation And Benefit ElementsAt Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.This role is eligible for our hybrid work model in which you will be able to split time between working from home and on-site in a Marvell office.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].
PLL CIRCUIT DESIGN ENGINEER
TekWissen ®, Santa Clara
Job Title: PLL CIRCUIT DESIGN ENGINEERWork Location: Santa Clara CA 95054Duration: 6 MonthsWork Type: ContractJob Type: OnsitePay Rate: $50-53/Hourly/W2Overview: TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. This Client is an American multinational semiconductor company based in Santa Clara, California, that develops computer processors and related technologies for business and consumer markets. global company that specializes in manufacturing semiconductor devices used in computer processing. The company also produces flash memories, graphics processors, motherboard chip sets, and a variety of components used in consumer electronics goods.Job Description: Solid knowledge Analog Circuit Design in FinFET technology specifically in PLLs and associated subblocks including VCO, charge-pump, dividers, state machines, LDO, feedback and compensation techniques, bandgap, TDC, interpolator circuits, high speed buffers etc.Solid knowledge of industry standard tools and practices for analog circuit designGood knowledge in Physical design, STA, methodology scripts (Tcl), knowledge on Perl, PythonQuality-oriented mindsetStrong and effective communication skills and team spiritKEY RESPONSIBILITIES:Help design of building blocks of a PLLRun pre-tapeout verification flows to confirm design meets performance, power, reliability and timing requirements.Work closely with layout engineers to deliver the physical design as well as define production/bench-level test plans with post-silicon characterization groups for silicon evaluation to ensure interlocked and high-quality executionPREFERRED EXPERIENCE:3-5 years of professional experience in the semiconductor industryExperience in FinFET & Dual Patterning nodes such as 16/14/10/7nm/5nmHands-on design experience in performance analog and hybrid Phase Locked Loops, analog-to-digital (ADC), digital-to-analog (DAC) data converter, VCO, LDO, bandgap, charge pump, op-amps, interpolator circuits.Experience with the following is a plus: Digital PLL techniques, TDC or DSP and control theory experience related to digital PLLs, Dual charge-pump PLL designs, Fractional-N PLLs, spread-spectrum PLLs.Proficient with Cadence custom circuit design tools like ADE-L and ADE-XL and running Monte-Carlo, noise, aging, EM and IR drop simulations and stability analysis. Helic/EMX is a plus.Have good experience with simulation tools such as Spectre, Hspice, AFS, and MATLAB, System Verilog, Python.Capable of understanding DRC and LVS results with verification tools (Calibre, ICV, or like)Proficiency in scripting languages like Perl, Python, matlab etc. is a plus.Able to work effectively in a team, with good interpersonal skills, enthusiasm and positive energyPossess strong analytical/problem solving skills and pronounced attention to detailsMust be a self-starter, and able to independently drive tasks to completionACADEMIC CREDENTIALS:Master's in electrical engineering or equivalent preferredTekWissen® Group is an equal opportunity employer supporting workforce diversity.
Senior Design Engineer, Coherent High Speed Interconnect
Nvidia Corporation, Santa Clara
NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team! For two decades, NVIDIA has pioneered visual computing, the art and science of computer graphics. With our invention of the GPU - the engine of modern visual computing - the field has grown to encompass video games, movie production, product design, medical diagnosis, and scientific research! Today, we stand at the beginning of the next era, the AI computing era, ignited by a new computing model, GPU deep learning. This new model - where deep neural networks are trained to recognize patterns from substantial amounts of data - has shown to be deeply effective at solving the most sophisticated problems in everyday life. What You'll be Doing:You will be working on architecture and design of our state-of-the-art high speed coherent interconnects (NVLINK-C2C) for our mobile SoCs and GPUs.You will collaborate with architects, external partners, software engineers, and circuit designers to deliver a class leading high speed coherent interconnect.The NVLINK-C2C enables the creation of a new class of integrated products with NVIDIA partners, built via chiplets, allowing NVIDIA GPUs, DPUs, and CPUs to be coherently interconnected with custom silicon.To learn more about NVIDIA's ultra-fast chip interconnect technology visit: https://www.nvidia.com/en-us/data-center/nvlink-c2c/This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.What We Need to See:BS or equivalent experience in Electrical Engineering or Computer Engineer or related degree required, advanced degrees (MS, PhD) a plus.3+ years or relevant design experienceKnowledge of industry standard interconnect protocols like PCIE, CXL, AXI, CHI will be useful.Experience and knowledge in architecture, RTL design, performance analysis and power optimization.Strong working knowledge of Verilog or System Verilog.Good communication skills and interpersonal skills are required. A history of mentoring junior engineers and interns a huge plus.The base salary range is 128,000 USD - 258,750 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.You will also be eligible for equity and benefits. NVIDIA accepts applications on an ongoing basis. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Senior Physical Design Methodology Engineer
Nvidia Corporation, Santa Clara
We are part of the global circuits team at NVIDIA that design the state-of-the-art GPUs for all applications such as supercomputers, gaming consoles and self driving cars. Come join us in our mission to Engineer the next generation of best-in-class products. Our teams focus is on architecture and design of CMOS and Silicon-Photonics high-speed chip interfaces (NVLink, IEEE, PCIE, USB, OIF) and other complex photonic functions. Strong hands-on experience in the lab with silicon evaluation, debugging, characterization, and bring up. Do you want to work on leading-edge problems alongside some of the most forward-thinking people in the world?NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life's work, to amplify human imagination and intelligence. Join our team with varied strengths today!What you will be doing:Work on the development and layout of novel integrated photonic devices for high-speed optical interconnect and sensing applications.Developing physical design methodologies for implementation of graphics processors and SOCs.Key responsibility includes developing unique and creative solutions to the state of the art physical design problems that are needed for NVIDIA chips.Participate in developing flow and tool methodologies for chip floorplan, waveguide routing, pcell deveploment, chip assembly, and back-end verification across multiple projects.Conduct chip layout circuit design, circuit checking, and device evaluation and characterization.What we need to see:MS in Electrical or Computer Engineering (or equivalent experience)Minimum 5 years experience in Physical Design EngineeringFamiliar with aspects of chip design including Floor planning, Clock and Power distribution, Place and Route, Integration and Verification.Strong background with hierarchical design approach, top-down design.Familiar with various process related design issues including Design for Yield and Manufacturability, EM and IR closure and thermal management.You'll need to have expertise and in-depth knowledge of industry standard EDA tools.Proficiency in programming and scripting languages, such as, Perl, Python, and C++.NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and dedicated people in the world working for us. If you're creative and autonomous, we want to hear from you.The base salary range is 164,000 USD - 304,750 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.You will also be eligible for equity and benefits. NVIDIA accepts applications on an ongoing basis. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.